Abstract
Introduction
Testing has emerged as a major bottleneck in plug-and-play system-on-chip (SOC) design. In order to reduce design time, a large number of embedded cores are often stitched into an SOC. The testing of embedded cores is a formidable challenge. To facilitate the reuse of test patterns provided by the core vendor, an embedded core must be isolated from surrounding logic, and test access must be provided from the I/O pins of the SOC. Test wrappers form the interface between cores and test access mechanisms (TAMs), while TAMs transport test data between SOC pins and test wrappers [12] . Effective test wrappers and TAMs are therefore important parts of an SOC test infrastructure.
We address the problem of designing test wrappers and TAMs to minimize SOC testing time. While optimized wrappers reduce test application times for the individual cores, optimized TAMs lead to more efficient test data transport on-chip. Since wrappers influence TAM design, and vice versa, a co-optimization strategy is needed to jointly optimize the wrappers and the TAM for an SOC.
Most prior research has either studied wrapper design and TAM optimization as independent problems, or not addressed the issue of sizing TAMs to minimize SOC testing time [1, 2, 8, 13] . Alternative approaches that combine TAM design with test scheduling [5, 10, 15] do not address the problem of wrapper design and its relationship to TAM optimization.
Integrated wrapper/TAM co-optimization methodologies presented in the literature are based on fixed-width test buses [6, 7] . Related recent work combining TAM design with test scheduling is also based on the use of fixed-width test buses [9] . However, the fixed- width test bus models of [6, 7, 9] preclude the design of more flexible TAM architectures and the use of optimization algorithms for such architectures that can explore a much larger solution space. Furthermore, such architectures generally lead to inefficient usage of TAM wires. For example, in a design with a large number of cores and only a small number of fixed-width test buses, cores with widely-varying test data requirements are often assigned to the same test bus. Now, it was shown in [6] that for a given core, the testing time varies with TAM width as a "staircase" function. This implies that the testing time does not decrease with increasing TAM width until a core-specific threshold is exceeded. Hence if a core is connected to a TAM of width Û, the same testing time may actually be obtained using only Û ¼ wires (Û ¼ Û ). The remaining Û Û ¼ wires, which could have been used to transport test data for another core, are not efficiently utilized.
We present a new approach to wrapper/TAM co-optimization based on a generalized version of rectangle packing. Rectangle packing is also referred to as two-dimensional packing in [4] . We first use the wrapper design method presented in [6] to design a set of wrappers for each core that eliminate the mismatch between the core's test data requirements and its TAM width. A test schedule is then determined and an effective amount of TAM width is assigned to each core in the test schedule. Finally, the wrapper corresponding to the TAM width assigned to the core is chosen. Hence, instead of assigning cores to a small number of fixed-width test buses for the entire schedule as in [6] , we achieve a more flexible partitioning of the total TAM width among the cores. This partitioning is tailored to the test data needs of the specific group of cores being tested at any interval in the schedule. The efficient TAM design algorithm developed achieves over two orders of magnitude reduction in the CPU time over the exact methods in [6] . This is especially important because it enables the TAM designer to explore a significantly larger solution space than was possible in [6] . The flexible-width TAM architecture leads to a reduction in the "real" costs of SOC test-testing time and on-chip hardware (total TAM width).
The remainder of this paper is organized as follows. In Section 2, we define the wrapper/TAM co-optimization problem and formulate it as a generalized version of rectangle packing. In Section 3, we present an efficient algorithm to obtain an effective wrapper/TAM architecture and a test schedule that minimizes testing time. Finally, in Section 4, we present experimental results on one academic SOC and three industrial SOCs. Compared to the ILP-based approach of [6] , we obtain lower testing times for two out of the three industrial SOCs. In addition, we obtain more than two orders of magnitude decrease in the CPU time for wrapper/TAM co-design.
The rectangle packing problem
The wrapper/TAM co-optimization problem that we address in this paper is as follows.
Problem È Ó ÓÔØ: Given the test set parameters for the cores and the total TAM width Ï for the SOC, determine the TAM width and a Figure 1 . TAM design using TAM width partitioning [6] .
wrapper design for each core, and a test schedule for the SOC such that (i) the total number of TAM wires utilized at any moment does not exceed Ï , and (ii) the overall SOC test completion time is minimized.
¾
The test parameters for each core include the number of primary inputs, primary outputs, bidirectional I/Os, test patterns, scan chains, and scan chain lengths. Unlike in [1] , we assume that the number and lengths of scan chains are fixed.
To solve the wrapper/TAM design problems in [6] , we modeled TAMs as fixed width test buses. The total TAM width was partitioned among a number of fixed-width test buses and each core was assigned to one of these TAMs, as illustrated in Figure 1 for a generic SOC. Since exact methods were used for optimization, solutions could be obtained for up to only three test buses. Since large SOCs often contain more than twenty cores, the inflexible TAM architecture of [6] often led to the situation where a set of cores having widely-varying test data requirements were assigned to the same test bus. This mismatch between core test data needs and TAM width led to test schedules with unnecessarily high SOC testing times. Although the overall objective of the problems in [6] and Problem È Ó ÓÔØ is the same (the minimization of SOC testing time for a total TAM width), there is a significant difference between the two TAM architecture models. Hence, the new wrapper/TAM design problem formulation is also different. In the new approach, there is no explicit partition of the total TAM width among fixed width TAMs to which cores must then be assigned. Instead, a more flexible TAM architecture is created in which the total TAM width is partitioned effectively among the group of cores being tested during any time interval in the schedule. This partition is allowed to vary with time, such that the test data needs of each group of cores are effectively addressed.
We next discuss the new wrapper/TAM design problem. Problem È Ó ÓÔØ consists of three parts: wrapper design, TAM width assignment, and test scheduling. These subproblems must be solved in conjunction to achieve the lowest testing time. We solved the problem of wrapper design for cores in [6] using an algorithm based on the Best Fit Decreasing (BFD) heuristic for the Bin Packing problem. The proposed Design wrapper algorithm [6] has two optimization criteria: (i) minimizing core testing time, and (ii) minimizing the TAM width required for the test wrapper. These objectives are achieved by balancing the lengths of the wrapper scan chains, and determining the number of wrapper scan chains that are actually needed to minimize testing time. Criterion (ii) is addressed by the algorithm since it has a built-in reluctance to create a new wrapper scan chain, while assigning core-internal scan chains to the existing wrapper scan chains.
Here, we first introduce the notion of using rectangles to model core tests, and then illustrate the flexibility in TAM design and test scheduling provided by the proposed TAM model. The use of rectangles for core test representation during test scheduling has previously been studied in [3, 5, 11] . The Design wrapper algorithm is used to obtain the different test application times for each core for varying values of TAM width. A set of rectangles for a core can now be constructed, such that the height of each rectangle corresponds to a different TAM width and the width of the rectangle represents the core test application time for this value of TAM width. For example, Figure 2 illustrates how the test application times for three different TAM widths for Core 6 (from example SOC p93791 from Philips) can be represented using rectangles. (The relevant details of SOC p93791 are presented in Section 4.)
We now formulate Problem È Ó ÓÔØ as a generalized version of the rectangle packing problem [4] . The rectangle packing problem is described as follows. Given a collection of rectangles, and a bin of fixed height and unbounded width, pack the rectangles into the bin, such that no two rectangles overlap, and the width to which the bin is filled is minimized. This problem can be generalized as follows.
Consider an SOC having AE cores, and let R be the set of rectangles for core , ½ AE . Now, Problem È ÊÈ (generalized rectangle packing) can be stated as follows.
Problem È ÊÈ: Given the collection R½, R¾, , RAE of rectangles for an SOC, select one rectangle Ê ¾ R from each set R , ½ AE , and pack the selected rectangles into a bin of fixed height and unbounded width, such that no two rectangles overlap, and the width to which the bin is filled is minimized. Furthermore, during packing, each rectangle selected is allowed to be split vertically into several non-adjacent pieces, each having the same co-ordinates on the horizontal axis.
In Problem È ÊÈ, during packing, the rectangle selected for a core can be vertically split into several non-adjacent rectangles having the same width, as illustrated for Core C in Figure 3 (a). This is because it is possible to assign a group of non-contiguous TAM wires to a single core, using fork-and-merge of TAM wires as illustrated in Figure 3 (b). All the pieces of the split rectangle must, however, have the same co-ordinates on the horizontal axis. Recall that in [4] , rectangles are considered to be indivisible entities.
Problem È ÊÈ relates to Problem È Ó ÓÔØ as follows; see Figure 4. The height of the rectangle selected for a core corresponds to the TAM width assigned to the core, while the rectangle width corresponds to its testing time. The height of the bin corresponds to the total SOC TAM width, and the width to the which the bin is ultimately filled corresponds to the system testing time that is to be minimized. The unfilled area of the bin corresponds to the idle time on TAM wires during test. Furthermore, the distance between the left edge of each rectangle and the left edge of the bin corresponds to the begin time of Problem È ÊÈ can be shown to be AE È -hard by a restriction argument. A special case of È ÊÈ, in which the cardinality of each set R , ½ AE equals one, and no rectangles are allowed to be split directly corresponds to the rectangle packing problem in [4] . Since the rectangle packing problem was shown to be AE È -hard in [4] (by restriction to Bin Packing), È ÊÈ is also AE È -hard. Furthermore, since Problem È Ó ÓÔØ is equivalent to Problem È ÊÈ, Problem È Ó ÓÔØ is AE È -hard.
We now illustrate the flexibility in TAM design offered by the proposed approach; see Figure 5 . The generalized rectangle packing algorithm is used to determine the precise partition of the total TAM width among a group of cores during any interval in the schedule to minimize the testing time of the overall schedule. Note the increased flexibility in the test schedule of Figure 5 over Figure 1 .
Pareto-optimal points. We achieve a significant reduction in computation time and improvement in TAM wire utilization over the method in [6] by noting that not all rectangles having values of TAM width between 1 and Ï , where Ï is the total SOC TAM width, need to be considered. It was shown in [6] that for a given core, the testing time varies with TAM width as a "staircase" function. From the values of testing time for different TAM widths for Core 6 of SOC p93791, illustrated in Figure 6 , we see that the testing time decreases only when the TAM width exceeds core-specific thresholds. These threshold points are known as pareto-optimal points, and are formally defined as follows. A solution to the wrapper design problem for Core can be expressed as a 2-tuple´Û Ì ´Û µµ, where Û is the TAM width supplied to the wrapper and Ì ´Û µ is the testing time of Core with the given wrapper. A solution´Û Ì ´Û µµ is Pareto-optimal if and only if there does not exist a solution´Û Ì ´Û µµ, such that Û Û and Ì ´Û µ Ì ´Û µ, where at least one of the inequalities is strict. Intuitively, the steps at which the testing time decreases are the Pareto-optimal points, and only rectangles corresponding to Pareto-optimal TAM width values need to be considered. For example, in Figure 6 , a TAM width of 46 results in a testing time of 115850 cycles, while all TAM widths from 47 up to 64 result in the same testing time of 114317 cycles. Hence 47 is a Pareto-optimal TAM width, and rectangles of height between 48 and 64 can be ignored. The stair- case nature of the testing time variation with TAM width for cores is thus exploited to reduce the TAM width assigned to cores to the minimal value required to achieve a specific testing time. The extra TAM wires can be used for other cores in the SOC, thereby yielding a more efficient test schedule.
TAM optimization and test scheduling
In this section, we detail the algorithm that we have developed to solve Problem È Ó ÓÔØ modeled as Problem È ÊÈ. Our algorithm first identifies a small value of "preferred TAM width" Û Ø Ô´ µ for each core, such that the core's testing time is within a small percentage of its testing time at a maximum allowable TAM width ÏÑ Ü. (In this paper, ÏÑ Ü is chosen to be 64.) The test for each Core is then scheduled using Û Ø Ô´ µ bits, as long as there are enough TAM wires available. If the number of available TAM wires is insufficient to schedule any new tests, the resulting idle time is filled using several heuristics that insert tests to minimize the idle time. After the first currently-running test completes, the number of available TAM wires is incremented, and the algorithm repeats the scheduling process for the remaining tests. Next, we explain the rationale behind the heuristic decision-making in our algorithm, and show how these decisions minimize system testing time. We elaborate on each step of the algorithm in the following paragraphs.
Data structure. The data structure in which we store the TAM width and testing time values for the cores of the SOC is presented in Figure 7 . This data structure is updated with the begin times, end times, and assigned TAM widths for each core as the test schedule is developed.
Preferred TAM widths. The pseudocode for our algorithm
TAM schedule optimizer is presented in Figure 8 . In Line 1, we compute the collection of Pareto-optimal rectangles as described in Section 2. In Line 2, we calculate the preferred TAM width values for each core from the input percent value Ô. Recall that the core testing time varies with TAM width Û as a staircase function that drops rapidly at first for small values of Û and less rapidly after that. For example, for Core 6 in p93791 (Figure 6 ), at Û ½¼ the testing time reaches within 10% of its value at Û , and at Û ½ , the testing time is within 5% of its value at Û . However, the highest Pareto-optimal value of TAM width is Û . Hence, instead of attempting to assign the highest Pareto-optimal width to a core, a considerable savings in system TAM width can be realized by assigning a pre-calculated preferred value of width, such that the testing time of the core reaches within a small percent value Ô of its testing time at Û ÏÑ Ü. This value of Ô is usually between 1 and 10.
In subroutine Initialize (Figure 9 ), we initialize Û Ø Ô´ µ to the Pareto-optimal TAM width that will provide the closest testing time to the calculated value of time Ì Ô that is within Ô% from Ì ´ÏÑ Üµ.
(We use Ì ´Ûµ to denote the testing time of Core , when provided with a TAM width of Û.) In Lines 4 and 5 of Initialize, we make an allowance for Û Ø Ô´ µ to be set to the highest Pareto-optimal TAM width Û if the difference between the value of Û Ø Ô´ µ from Line 3 and the value of Û is less than the input difference value . This heuristic aids significantly in minimizing system testing time, especially when it is beneficial to assign a few ( ) extra TAM wires to a bottleneck core in the system, while the other cores receive TAM widths corresponding to Ô. For example, when using Ô ¾ for example SOC p34392 from Philips (presented in Section 4), we noticed that Core 18 was assigned Û Ø Ô´½ µ bits, leading to a testing time of Ì½ ´ µ ¾¾½ ¿ cycles. The testing time for the SOC was also found to be 622163 cycles, from which we noted that Core 18 is the bottleneck core for p34392. A further study of the testing time-TAM width characteristics of Core 18 revealed that its highest Paretooptimal TAM width is 10 bits, at which the testing time for Core 18 reaches its minimum value of 544579 cycles. Hence, providing an extra TAM wire to Core 18 reduced its testing time as well as the overall SOC testing time to Ì½ ´½¼µ cycles. Thus the minimum testing time for SOC p34392 could be achieved using the heuristic in Lines 4 and 5 of Initialize with ½ .
In our current approach, we consider incrementing the preferred TAM width by only if it leads to the highest Pareto-optimal width. A more sophisticated heuristic that increments the preferred TAM width by to lead to Pareto-optimal widths other than the highest, can potentially improve our current method; this needs further investigation. Additionally, note that the use of parameters Ô and lead only to Pareto-optimal preferred TAM widths. Non-Pareto-optimal widths are not considered.
Assigning preferred TAM widths to cores. Next is found to be the last core in C being scheduled, it will be assigned its highest Pareto-optimal width Û, such that Û Û Ú Ð in Line 8. This heuristic minimizes the testing time time for Core at no additional expense of TAM width, since it is the last core being scheduled and can thus receive all the available width without depriving other cores of TAM width. We found this heuristic to be useful in reducing the testing time of the last scheduled core in several cases, thereby reducing the testing time of the entire SOC. However, if Core is not the last core to be scheduled, it is assigned its preferred Û Ø Ô´ µ TAM wires in Line 9. Line 10 updates the test schedule data structure as outlined in Figure 10 .
Rectangle insertion in idle time.
If there is no core found in Line 6, rather than let the Û Ú Ð TAM wires remain idle, TAM schedule optimizer attempts to insert the rectangle for some unscheduled core into the available time, as illustrated in Figure 11 . In Line 12, we find Ò ÜØ Ø Ñ , i.e., the end time for the first test that is expected to end after Ø × Ø Ñ . Since there will be an increment to Increasing TAM widths to fill idle time. If no rectangle is available to fill in the idle time, then the heuristic in Line 17 is used to determine which of the cores currently scheduled to begin at Ø × Ø Ñ will benefit the most, in terms of testing time decrease, from an extra Û Ú Ð TAM wires. If such a core can be found, then its currently-assigned Û Ø ´ µ TAM wires are increased to the highest Pareto-optimal width less than Û Ø ´ µ · Û Ú Ð. This heuristic is illustrated in Figure 12 . In Figure 12 , after Cores 2 and 3 have been assigned their preferred widths, no other core's preferred width is small enough to fit in the idle time above the rectangle for Core 3. Furthermore, there is no core available, for which a rectangle can be made to fit in the idle time, such that its end time is less than Ò ÜØ Ø Ñ . Therefore, Core 2 is selected to have its width increased to Û Ø ´¾µ · Û Ú Ð. Note from Figure 12 that the width of a core (e.g., Core 1) whose begin time lies before Ø × Ø Ñ cannot be increased at Ø × Ø Ñ , because its test has already begun with 
Experimental results
In this section, we present experimental results for four benchmark SOCs: d695 (an academic benchmark from Duke University), p22810, p34392, and p93791 (industrial SOCs from Philips). These [14] . The number (e.g., 93791) in each SOC name is a measure of its test complexity. This naming convention is described in [6] . The four SOCs were orginally introduced as d695, p21241, p31108, and p93791, respectively in [6] and [7] . However, in [6, 7] , test data for the interconnect circuitry in the SOCs was not included. The interconnect test data has since been added, and the SOCs have been renamed; the SOCs are available at [14] .
The experimental results were obtained using a Sun Ultra 10 with a 333 MHz processor and 256 MB memory.
Example SOCs. SOC d695 consists of ISCAS benchmark circuits [6] . SOC p22810 contains 6 memory cores and 22 scan-testable logic cores. SOC p34392 contains 15 memory cores and 4 scantestable logic cores. SOC p93791 contains 18 memory cores and 14 scan-testable logic cores. Table 1 Table 1 . (Note that the CPU time for the ILP solver used in [6] does not increase monotonically with Ï .) The testing times for d695 obtained using the proposed method are comparable to the testing times obtained using the ILP-based method in [6] . For p22810, however, the new method yields a significantlylower SOC testing time. This is because the problem instance size is larger and the Philips SOC has a larger number of cores; thus our rectangle packing heuristics have more room for rectangle manipulation and height-width optimization in this case. The values of shown for p22810 in Table 1 are for two TAMs. This is because the ILP models for p22810 were particularly intractable, and the ILP method [6] did not run to completion for three or more TAMs, even after two days of execution. The CPU time of our new algorithm is several orders of magnitude lower than the CPU times required by the method in [6] ; the execution speed-up factor can in fact be estimated from the values of in Table 1 , since the new algorithm takes less than 1 second to execute in each case. Test schedule using new rectangle packing algorithm 530663 Figure 13 . Test schedules for p34392 using [6] and the new method (figures not drawn to scale).
system testing time for an SOC was derived in [2] . The ILP-based method requires a total TAM width of 40 to reach this lower bound. Note that the values of do not increase monotonically with Ï because the time taken by the ILP tool to solve the AE È -hard problems in [6] varies significantly with the problem instance; different width partitions for the same Ï value result in widely-varying CPU times. In Figure 13 , we present the test schedules obtained for p34392 for Ï ¿¾ to further illustrate the difference between the way TAM width is allocated to cores by the method of [6] , and by the new algorithm. The numbers between 1 and 19 in the rectangles of Figure 13 denote cores. The new testing times for p93791 (the largest example SOC having the most cores) are on average 8% higher than the testing times obtained using the method in [6] . A careful study of the test schedules of Table 1 and the number of I/Os, test patterns and scan chain lengths of the cores in p93791 reveals that the vast differences between the test data requirements of the cores make it difficult for the proposed algorithm to optimize the system testing time using only a single value of Ô for all cores. We therefore added an additional heuristic to our algorithm to better allocate TAM resources to cores based on their test data volume. Rectangles for cores that have higher test data volume are packed using a lower value of Ô. Significantly, this new heuristic resulted in a further decrease in testing time for Ï ¿¾. affects testing time for each core, and how it should be tailored to the test data needs of each individual core for larger SOCs such as p93791.
Conclusion
We have presented a new technique based on rectangle packing for wrapper/TAM co-optimization and test scheduling for SOCs. TAM widths have been tailored to the test data needs of cores through the use of Pareto-optimal points. We have also presented several heuristics that minimize the idle time on TAM wires, thereby leading to a fast and efficient algorithm for TAM width allocation and test scheduling. The new algorithm based on generalized rectangle packing is scalable for large industrial SOCs and completes in less than a second of CPU time. This represents several orders of magnitude improvement over exact methods for TAM optimization presented in earlier work. In addition, for two out of the three large SOCs, we obtained lower testing times for several values of Ï . Finally, the selection of the Ô values and the specific idle-time filling heuristics used for each execution of the algorithm can be included as userprogrammable options in an industrial CAD tool implementation.
